

### General Description

The digital IP Core “i2c\_master” is a fully compliant I<sup>2</sup>C-Multi-Master-Interface.

#### Features:

- Programmable I<sup>2</sup>C clock frequency
- Transmission speeds from normal (100kbps) to high speed (3,5 Mbps)
- Start, Stop, Repeated Start and Acknowledge generation
- Collision detection and arbitration

### Ratings, Parameters and Conditions

#### Description:

VHDL

#### Parameters:

8 bit of data per I<sup>2</sup>C Cycle

Preload SCL stretching register with:  $\text{Preload} = \frac{CLK_{frequency}}{4 \cdot SCL_{frequency}} [HEX]$ ;  $\text{Preload}_{default} = 0xFFFF$

#### Frequency range:

1 – 70 MHz

#### Area consumption (approximately):

0,6 mm<sup>2</sup> (0,6um, 2LM)

0,09 mm<sup>2</sup> (0,35um, 3LM)

**Number of ports:** 25

#### IO-Description

Interface	I/O	Function Comment
clk	Input	System clock
rstn	Input	Reset (asynchrony, Lo-activ)
opcode_i	Input	Operation
data_i	Input	Data input port
we_i		Write Enable
data_o	Output	Data output port
inta_o	Output	Interrupt signal
scl_pad_io	BiDi	I <sup>2</sup> C-SCL-Wire
sda_pad_io	BiDi	I <sup>2</sup> C-SDA-Wire

#### Symbol / external schematic

