

Features

- Programmable Sinusoidal frequency generator
- 10 bit DAC
- Crystal oscillator
- analogue Reference voltage generators
- SPI
- Interfaces to PE5001 and PE5002

Applications

- capacitive sensor signal acquisition
- Touch Screen / Touch Buttons
- Fingerprint Sensor (capacitive arrays)
- laboratory bio-chemical cell growth monitoring
- permittivity based liquid analysis and flow monitoring

General Description

This PE5003 is part of the PE500x Capacitive Sensor Solution. It can also be used for stand-alone applications where some or all functions might be required. The main task in conjunction with the PE500x Capacitive Sensor Solution is to control all functions of the PE5001 Analogue Multiplexer IC and the PE5002 100-input capacitive sensor signal conditioner IC. It features analogue reference voltage generators, crystal clock generator and clock driver, a 10bit DAC (Digital Analogue Converter) and a sine-wave signal generator. Most of the functionality is programmable through the SPI and can be adjusted to fit different system configurations, sensor array sizes and width and length of the array as well a different capacitances of the capacitive sensors.




Figure 1 - Block diagram

Table of Contents

Table of Contents	2
1 Revision History	2
2 Ratings	3
2.1 Absolute Maximum Ratings	3
2.2 Operating Conditions	3
2.3 Detailed Electrical Ratings	3
3 Analogue Circuit Overview	4
3.1 Bandgap Reference	4
3.2 DAC Reference Generator	4
3.3 Virtual Ground Supply	4
3.4 Crystal Oscillator	5
3.5 Programmable Sinusoidal Oscillator	5
3.6 Digital-to-Analogue Converter	6
4 Digital Circuit Overview	7
4.1 Functional Description – Digital Block Diagram	8
4.1.1 SPI register and Programming structure	10
4.1.2 Main Control	14
4.1.3 Write Control	15
4.1.4 Cnt1 and Cnt2	16
4.1.5 Wait counter	16
4.1.6 Data Registers	17
4.1.7 Signal Diagram for inner and inter IC communication	17
4.2 Signal timing definition for host PC communication	18
5 Full sensor system overview schematic	20
5.1 Transfer data to PE5003	21
6 Interfaces	22
7 Dimensions	23
8 Contact	24

1 Revision History

Version	Date	Changes	Page
Initial Version V1.0			

2 Ratings

2.1 Absolute Maximum Ratings

Table 1 -

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Operating Temp.	T_{range}	-40		120	°C	
Supply voltage	V_{dd}	-0.3		7	V	
Input voltage	V_{in}	-0.3		$V_{dd}+0.7$		
Output voltage	V_{out}	-0.3		$V_{dd}+0.7$		
Supply current	I_{dd}			50	mA	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

2.2 Operating Conditions

Table 2 -

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Operating Temp	T_{amb}	-20	27	85	°C	
Supply voltage digital core	V_{dd}	4.75	5	5.25	V	
Supply voltage analogue core	V_{dda}	4.75	5	5.25	V	
Supply current	$I_{dd} + I_{dda}$		30		mA	

2.3 Detailed Electrical Ratings

Table 3 - Static Operating Conditions ($T_{amb} = 27\text{ °C}$; $V_{dda} = 5\text{ V}$, unless otherwise noted):

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Input voltage high	V_h	4			V	
Input voltage low	V_l			1	V	

Table 4 - Dynamical Operating Conditions

(800 sensor columns, $T_{amb} = 27\text{ °C}$; $V_{dda} = 5\text{ V}$, unless otherwise noted):

Parameter	Symbol	Min	Typ	Max	Unit	Notes
power up time	$T_{startup}$			5	ms	
DAC reference voltage settling time	$T_{voutset}$			50	ns	
Clock frequency digital	F_{dig}		7.3728		MHz	
Flag shift frequency column control ASICs	F_{cshift}		6.75676		kHz	
Stimuli clock frequency	F_{stim}		10		MHz	
Stimuli clock rise time	$T_{stimrise}$		50		ns	$V_{mid}-1.5V \sim V_{mid}+1.5V$
Stimuli clock fall time	$T_{stimfall}$		50		ns	$V_{mid}+1.5V \sim V_{mid}-1.5V$
Analogue to digital conversion time	$T_{daclock}$		135.742		ns	
Serial interface shift frequency	F_{sshift}		7.3728		MHz	
Pixel clock	F_{pixel}		7.3728		MHz	
Line sync clock	F_{line}		7.2		kHz	
Frame sync clock	F_{frame}		8.44595		Hz	

3 Analogue Circuit Overview

3.1 Bandgap Reference

The Bandgap reference circuit generates the absolute reference voltage level. This voltage is used as scaling factor for digital to analogue conversion. The DAC maximum output voltage is $(V_{\text{refhigh}} - V_{\text{reflow}}) - V_{\text{lsb}}$ where $V_{\text{lsb}} = (V_{\text{refhigh}} - V_{\text{reflow}}) / 1024$.

3.2 DAC Reference Generator

The DAC reference generator is responsible for setting the digital to analogue converters maximum and minimum output voltage. The maximum reference voltage is derived out of the bandgap voltage. The upper and lower reference voltage is generated by two SPI controlled R2R DACs with 4bit resolution.

Table 5 – Electrical Parameters

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Lower reference voltage level	V_{reflow}	0.5		2	V	actual value according SPI register settings
Upper reference voltage level	V_{refhigh}	3		4.5	V	actual value according SPI register settings
Power supply rejection ratio	$\text{PSRR}_{\text{vref}}$	40			dB	
Output Current	I_{vref}			3	mA	

3.3 Virtual Ground Supply

The virtual ground supply block is used for creating a signal ground level at the midpoint of the analogue supply voltage. This potential is essential for sensor matrix biasing (the matrix, inactive columns and the row signal conditioner's input circuits are tied and referenced to this level avoiding DC current flow through the sensor matrix because of finite isolation resistances). Signal ground is also the reference for the matrix stimulating sine wave generator, oscillating around this voltage level. The produced voltage level is buffered with a low impedance follower to "SDC" to make virtual ground independent of external effects.

Table 6 – Electrical Parameters

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Output voltage	V_{virtgnd}		$0.5 \cdot V_{\text{dd}}$		V	
Maximum output current	I_{virtgnd}			1	mA	
Output resistance				2	Ohm	
Power supply rejection ratio	$\text{PSRR}_{\text{virt}}$	10			dB	


3.4 Crystal Oscillator

The digital core of the system controller’s circuitry is a clock synchronous design and needs a master clock for operation. This can be supplied externally e.g. from a microcontroller clock source via “XTin”. The PE5003 also has an integrated oscillator having a nominal frequency of 7.3728 MHz, which is defined by an external frequency determining crystal between “XTin” and “XTout “. Values diverging from nominal frequency can be used for testing purposes but result in not specified frame and pixel rates.

Table 7 – Electrical Parameters

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Output frequency	F_{dig}	4	7.3728	10	MHz	Crystal frequency
Rise Time	T_{rise}			5	ns	10% Vdd ~ 90% Vdd
Fall Time	T_{fall}			5	ns	90% Vdd ~ 10% Vdd
External capacitors	C_{cosc}		22		pF	

Block Schematic and External Component Schematic:



3.5 Programmable Sinusoidal Oscillator

The capacitive sensor matrix has to be stimulated by a frequency generator for determination of the actual capacitance of a particular sensor cell. The PE5003 provides a sine wave signal having a nominal frequency of 10 MHz and an amplitude of about 1.5 V. The operating frequency can be adjusted in a predefined range by setting the SPI register bits (4 bit).

Table 8 – Electrical Parameters

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Output frequency	F_{stim}	1		10	MHz	tuning range
Output amplitude	V_{stim}		3		V	balanced around analogue mid voltage


3.6 Digital-to-Analogue Converter

An analogue-to-digital conversion has to be performed for every line in the row signal conditioner PE5002. The PE5002 uses a comparator per channel and a reference voltage for AD conversion. This reference voltage is generated by a digital to analogue converter in the PE5003. Please refer to the “*Application Note - PE5002 controlled by an external microcontroller*” when not using the PE5003. The output voltage is buffered by low impedance follower for distributing it over the whole sensor matrix.

Table 9 – Electrical Parameters

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Resolution	N		10		Bit	
Upper reference voltage level	V_{refhigh}	3		4.9	V	actual value according SPI register settings
Lower reference voltage level	V_{reflow}	0.1		2	V	actual value according SPI register settings
Reference voltage input current	I_{vref}			1	mA	
Max. output current	I_{vdacmax}	1			mA	
Output voltage settling time	T_{voutset}			50	ns	
LSB voltage	V_{lsb}		$(V_{\text{refhigh}} - V_{\text{reflow}}) / 1024$		V	
Differential linearity error	DAC_{DNL}		+ -1/4	+ - 3/4	LSB	
Integral linearity error	DAC_{INL}			+2	LSB	
Offset error	DAC_{Off}		1	3	LSB	
Gain error	Dac_{Gain}		2	8	LSB	


4 Digital Circuit Overview



In this flow chart there are two parallel processes. The first process is the sensor data read-in (converted to digital domain by the PE5002 row sensor signal conditioners ADCs). It starts by enabling a counter (Cnt1 from 0 to 1023) being the input data for the PE5003 digital to analogue converter. Converted to analogue domain, this signal forms a sawtooth voltage reference. Besides this measurement process, data transfer to a host PC takes place controlled by the transfer counter (Cnt2, counting from 0 to 1023 as well). Because of the Cnt2's fixed architecture, the data transfer rate is independent from actual matrix dimensions. Data of sensor rows, which are not physically present and so do not generate a sensor signal, are transferred as logical zero. During this procedure, the Main Control starts the next counting process. The measurement process is triggered by the signal SNAP und ended by the read in flag CFlagin.

4.1 Functional Description – Digital Block Diagram

The diagram shows the general block structure with all digital components of the PE5003.



The format of data transfer to a host PC and the interfaces of to PE5001 and PE5002 define the structure of the PE5003. To control the sensor process the PE5003 has two finite state machines. At first, the main control FSM for driving the sensor process. This FSM drives the Reset (low active), controls the scan process and starts a counter (Cnt1) for collection of data and sets an enable to start the data transfer. The write control FSM drives the data transmission to PC and sets a ready signal at the end of one readout cycle. A counter (Cnt2) counts the transmitted data words (10 Bits).

The integrated SPI-Slave controller allows to access all special function registers of the PE5003 via serial static addressing. One can also read back the states of the counter, FSM and the white balance register. A 16 Bit register allows manipulating the wait cycle for settling time. The SPI registers have the following static structure:

1. reading/writing directions: MSB-first
2. static sending 24 Bit:
 - 8 Bit address
 - Bit 7-0 address - defined in table
 - 16 Bit data - register width defined

3. Address definition table (Table 10)

Address 7 6 5 4 3 2 1 0	Function
0 0 0 1 1 1 1 1	Set/Reset Register / Software-Reset
0 0 0 0 0 0 0 1	Calibration Register
0 0 0 0 0 0 1 0	Counter Cnt1 Register initial value
0 0 0 0 0 0 1 1	Counter Cnt2 Register initial value
0 0 0 0 0 1 0 0	State Main Control FSM
0 0 0 0 0 1 0 1	State Write Control FSM
0 0 0 0 1 0 0 1	Program WAIT Counter (0-8191µs with 8MHz), typ. 80µs end value
0 0 0 0 1 0 1 0	Set sine wave generator gain
0 0 0 1 0 0 0 0	Phase coefficient for PE5002 (PCO)
0 0 0 1 0 0 0 1	Gain coefficient for PE5002 (GCO)


4. Data width of registers (Table 11)

Data 1 1 1 1 1 1 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0	Function		
X X X X X X X X X X - - - -	Set/Reset Register Counter and Software-Reset		
- - - - - - - - - - - - - -	Calibration Register		
upper Ref. Voltage	lower Ref. Voltage	Reference of Sine wave Generator	
X X X X X X - - - - - - - -	Counter Cnt1 Register		
X X X X X X - - - - - - - -	Counter Cnt2 Register		
X X X X X X X X X X - - - -	State Main Control FSM		
X X X X X X X X X X X - - -	State Write Control FSM		
- - - - - - - - - - - - - -	settling time for Wait Counter (0-9ns) 80µs on reset		
X X X X X X X X X X - - - -	SinGain(4 bit)		
X X X X X - - - - - - - - - -	Phase coefficient data		
X X X X X - - - - - - - - - -	Gain coefficient data		

4.1.1 SPI register and Programming structure


The module U_PP_SPI_REG1 is an SPI-Slave. This block transfer serial data from PC via SPI-Bus to PE5003 and back. This capture describes the structure and programming SPI commands. The following diagrams are functional descriptions of data transfer from Master SPI.

SPI Write




PAR_ADR and PAR_DATAIN has been serial transferred with SPI_MOSI (set in Master at falling edge)

SPI READ



PAR_ADR has been serial transferred with SPI_MOSI and an answer comes from SPI_MISO (set in slave with rising edge) to PAR_DATAOUT

SPI WRITE & READ



PAR_ADR and PAR_DATAIN has been transferred serial with SPI_MOSI and an answer comes from SPI_MISO to PAR_DATAOUT

Program Counter Cnt2

Cnt2 counts the cycles for data transfer to the host PC and the shift cycles in the PE5002. It consists of a 10 bit counter. It counts every clock cycle when enabled from 0 to 1023.

The counter is programmable for dedicated data transfer.

The formula for shift cycles is:

$$\text{Shift Cycles} = 1023 - \text{SPI programmed value}$$

Function: - setting start count Cnt2 (9:0, C)
 - read old program data

Command:

Address: 00000011 Data: XXXXXXCC CCCCCCCC
 data 10 Bit

Read states of Main FSM

The Main FSM controls the processes of PE5001, PE5002 and PE5003 in normal operation. In debug mode it is necessary to read data from the state register.

Function: - read data from state register of Main FSM (3:0)

Command:

Address: 00000100 Data: XXXXXXXX XXXXXXXX
 data not necessary

Read states of Write FSM

The Write FSM controls the shift operation in the PE5002 and the data transfer to the host PC. The function provides information about the data in the state register.

Function: - read data from state register of Write FSM (2:0)

Command:

Address: 00000101 Data: XXXXXXXX XXXXXXXX
 data not necessary

Program Wait-Counter

For a dynamic settling time of the analogue components in PE5002 it is possible to program the Wait-Counter (16 bit). Default value is 640 (with 8MHz = 80µs). It is possible to program the counter from 0µs to 8ms (CLK = 8MHz). The counter counts from 0 to the programmed data for the settling time.

Function: - Wait Counter for settling time (15:0, W)
 - reading the old register data

Command:

Address: 00001001 Data: WWWWWWWW WWWWWWWW
 data for settling time

Program sine wave buffer gain

This register programs the gain of the sine wave generator. The gain is programmable from 1 (b„1111“) to 14 (b„0001“). Default value after power on reset is b„0011“.

Function: - data for sine wave generator gain (1-15)(3:0, F)

Command:

Address: 00001010 Data: XXXXXXXX XXXXFFFF
 data for gain
 SINCOMP(3:0) - binary
 SINGAIN(14:0) - 1 out of 15

Program phase shift coefficient

The PE5002 allows to program the phase shift module register. Default value is 128 (Phase 0 degree).

Function: - setting PCO register (9:0, P)
 - reading the old register data

Command:

Address: 00010000 Data: XXXXXXPP PPPPPPPP
 data 10 bit

Program Gain coefficient

The PE5002 allows to program the input amplifier. Default is 0.

Function: - setting GCO register (9:0, G)
 - reading the old register data


Command:

Address: 00010001 Data: XXXXXXGG GGGGGGGG
 data 10 bit

4.1.2 Main Control

The Main Control FSM (U_PP_MAIN1) implements the following functions:


- Waiting for start of the scan process with a start signal (Snap)
- Reset (low active) all internal/external registers and counters
- Set the control signals, transmit a flag to PE5001
- Waiting for 80 μs (default, SPI registered from 0 to 9ms) to tune the DAC
- data read in for one matrix column
- Wait for a ready signal from data read in counter (Cnt1) and data transfer counter (Cnt2)
- Start the next data transfer (Enable Write Control FSM)
- Wait for the flag from PE5001 to end the scan process
- Start the next Column or wait for the start signal (Snap)



4.1.3 Write Control

The FSM for the data transfer controller (U_PP_WRITE1) will be enabled from the main control FSM. This process is independent from the Main Control FSM and has the following functions:

- Start with enable signal from main control (SyncEn) for normal data transfer
- Start with enable signal from main control (Sync_PC) for start cycle to set PCO
- Set the control signals (SensorFrame and LineFrame)
- Set the new phase-shift-coefficients with RSync
- Start data transfer counter (Cnt2)
- Create a shift signal to transfer data from PE5002 to PE5003 and transfer data to PC
- While shifting data to PC load new phase-coefficients in shift register
- Wait for the ready signal (Cnt2)
- Wait for the next data transfer



4.1.4 Cnt1 and Cnt2

Both counters (U_PP_COUNTER1, U_PP_COUNTER2) have the same architecture. The counters are controlled by the SPI. They have the following functions:

- global reset to reset SPI settings to default values
- reset counter to SPI data
- place start data cycle with SPI
- start counter with Enable (only one cycle necessary)
- counting from SPI data to 1023
- send a ready after finish counting
- produce a shift clock signal during counting
- set an RSync signal
- counter cycle = 1023 – SPI data
- single Step in test mode

Cnt1 is only programmable in test mode, the normal function is count from 0 to 1023 for the DAC. Cnt2 is programmable with SPI to optimize the data transfer cycle to host PC.

The counter timing is defined for the DAC-Timing and data transfer convention:




Table 12 -

Name	Function	Timing
ts_cnen – setup Enable	ts_dff	0,8 ns
th_dcnt – hold data count	th_dff	1,2 ns
th_cnrd – hold ready signal	th_dff	1,2 ns

4.1.5 Wait counter

The Wait counter (U_PP_WAIT1) is necessary to define a settling time for the phase shifter in PE5002. It is a 16 bit counter. The function is defined as follows:

- reset counter to 0
- place end data cycle with SPI
- start counter with enable (hold enable during counting)
- send ready after ending counting

This counter is programmable from 0 to 65535. This refers to a time of 8191µs at 8MHz. Standard is 80µs. The timing definitions are the same as for Cnt1.


4.1.6 Data Registers

The PE5003 has separate registers to store data for several functions:

PCO register	- U_PP_PCO1, 16 Bit register (10 Bit used) - store phase shift information for PE5002 from SPI
GCO register	- U_PP_GCO1, 16 Bit register (10 Bit used) - store gain information for PE5002 from SPI
SCT register	- U_PP_SCT1, 16 Bit register (6 Bit used) - set stimuli clock to tri state information from SPI - set amplification of sinus signal
CAL register	- U_PP_CAL1, 16 Bit register (16 Bit used) - set sinus frequency information (6 Bit) from SPI - set upper reference value information (4 Bit) from SPI - set under reference value information (4 Bit) from SPI
Data buffer	- U_PP_BUFF1, 10 Bit register (10 Bit used) - synchronize data from PE5002 to PC transfer

4.1.7 Signal Diagram for inner and inter IC communication

Clock- and cycle diagram for inner- and inter- IC communication of PE5003.



Fundamentals for data transfer are the signals:

Snap	- Starts the sensor matrix scan
SensorFrame	- indicates the first column in "image" transfer to PC
LineFrame	- indicates a line start in "image" transfer to PC
D_out	- 10 Bit data bus to PC interface card
PCLK	- pixel clock (name derived from former optical system), same as Clk

The cycle diagram describes the dependency of ready signals Cnt1Rdy and Cnt2Rdy. A new column can only be read, when both signals are high.

The top value of the counter (Cnt2) is static set to 1024, not used rows (>800) are read as PCO from PE5003. Cnt2 is programmable via SPI for user defined transfer steps in 100 cycle steps.

All digital signals are high active. The digital output pins of the system controller, which are driven by the logical signals described here, are slew rate controlled to avoid system interference ensuring high SNR.

The reset signals (CReset_n, RReset_n, RCntReset_n) are designed asynchronously and with low active signals.

4.2 Signal timing definition for host PC communication

The next diagram shows the timing convention for PE5003 to PC communication:




Table 13 -


Name	Function	Timing
th_ck1	th_pinout	2,1 ns
th_ck2	th_neg + th_pinout	0,9 ns + 2,1 ns = 3,0 ns
ts_snap	ts_dff	0,8 ns
th_snap	th_dff	1,2 ns
th_lsf	th_dff + th_pinout	1,2 ns + 2,1 ns = 3,3 ns
th_rs	th_neg + th_pinout + th_pinin	0,9 ns + 2,1 ns + 0,6 ns = 3,6 ns
th_d2	th_dff + th_pinout + th_pinin	1,2 ns + 2,1 ns + 0,6 ns = 3,9 ns
th_d3	th_pinout	2,1 ns

Naming convention:

th_XXX - hold timing
ts_XXX - setup timing

5 Full sensor system overview schematic


Following figure reflects all ICs involved in the sensor matrix communication process.




5.1 Transfer data to PE5003

To transmit data to a host PC, a 10-bit shift register with a multiplexer to load data from sensor data acquisition (10-bit counter) is employed. The cycle of loading and shifting is defined and controlled in the PE5003 and is executed in PE5002 using these shift registers.

The block diagram describes the modules definition.



This regular shift register structure is advanced with a phase coefficient register after the first shift register. This register has a reset with Rreset and will be shifted with rising edge of Rsync.



6 Interfaces

Table 14 - Interfaces

Pad	Interface	I/O	Function	Pad	Interface	I/O	Function
1	NANDTREE	O	Nand tree test pin	43	PCo1	O	output for coefficient data to phase-shifting in row chip
2	Dout9	O	data output for data transmit to PC	44	PCo2	O	output for coefficient data to phase-shifting in row chip
3	Dout8	O	data output for data transmit to PC	45	PCo3	O	output for coefficient data to phase-shifting in row chip
4	Dout7	O	data output for data transmit to PC	46	PCo4	O	output for coefficient data to phase-shifting in row chip
5	Dout6	O	data output for data transmit to PC	47	PCo5	O	output for coefficient data to phase-shifting in row chip
6	Dout5	O	data output for data transmit to PC	48	PCo6	O	output for coefficient data to phase-shifting in row chip
7	Dout4	O	data output for data transmit to PC	49	PCo7	O	output for coefficient data to phase-shifting in row chip
8	Dout3	O	data output for data transmit to PC	50	PCo8	O	output for coefficient data to phase-shifting in row chip
9	Dout2	O	data output for data transmit to PC	51	PCo9	O	output for coefficient data to phase-shifting in row chip
10	Dout1	O	data output for data transmit to PC	52	RReset	O	reset for shift registers
11	Dout0	O	data output for data transmit to PC	53	RCNTRReset	O	reset for A/D registers
12	SNAP	I	starts one cycle of acquisition	54	REF	O	reference voltage for A/D conversion
13	LineFrame	O	horizontal (line) synchronisation	55	SDCR	O	signal ground for row drivers
14	SensorFrame	O	vertical (frame) synchronisation	56	OSC1	O	master stimuli output clock for row
15	PCLK	O	pixel clock	57	RSync	O	used to store A/D value in shift registers
16	XTout	O	output for crystal oscillator	58	RShift	O	shift clock for serial inter-row-chip interface
17	Test	IO	Analogue pin for test	59	RCLK	O	clock for A/D registers
18	XTin	I	input for crystal oscillator	60	Din9	I	input for serial data read in (from row chips)
19	/Reset	I	digital core master reset input	61	Din8	I	input for serial data read in (from row chips)
20	VrefLcap	O	upper voltage reference level for digital to analogue conversion	62	Din7	I	input for serial data read in (from row chips)
21	VrefHcap	O	lower voltage reference level for digital to analogue conversion	63	Din6	I	input for serial data read in (from row chips)
22	GNDN0	P	Ground free pins	64	Din5	I	input for serial data read in (from row chips)
23	GND A0	P	Ground analogue core	65	Din4	I	input for serial data read in (from row chips)
24	GNDN1	P	Ground free pins	66	Din3	I	input for serial data read in (from row chips)
25	GND A1	P	Ground analogue core	67	Din2	I	input for serial data read in (from row chips)
26	CFlag	I	input column driver flag chain	68	Din1	I	input for serial data read in (from row chips)
27	VDDA0	P	analogue supply voltage	69	Din0	I	input for serial data read in (from row chips)
28	CShift	O	shift clock for column driver registers	70	SPI_SDO	O	data output for SPI interface MISO
29	VDDA1	P	analogue supply voltage	71	VDDA4	P	analogue supply voltage
30	CReset	O	reset for column driver registers	72	SPI_SCLK	I	clock input for SPI interface
31	GND A2	I	Ground analogue core	73	GND A4	P	Ground analogue core
32	CFlag_out	O	output column driver flag chain	74	SPI_SDI	I	data input for SPI interface MOSI
33	GND A3	P	Ground analogue core	75	VDD0	P	digital supply voltage
34	OSC2	O	master stimuli output clock for column	76	/SPI_SEL	I	slave select for SPI interface
35	VDDA2	P	analogue supply voltage	77	VDD1	P	digital supply voltage
36	SDC	O	signal ground for column drivers	78	GND0	P	Ground digital core
37	VDDA3	P	analogue supply voltage	79	GND1	P	Ground digital core
38	VDDR0	P	supply voltage for pad ring	80	VDDR2	P	supply voltage for pad ring
39	VDDR1	P	supply voltage for pad ring	81	VDDR3	P	supply voltage for pad ring
40	GNDR0	I	Ground pad ring	82	GNDR2	P	Ground pad ring
41	GNDR1	I	Ground pad ring	83	GNDR3	P	Ground pad ring
42	PCo0	O	output for coefficient data to phase-shifting in row chip				

PE5003


Analogue System Controller for Capacitance Sense Solution

7 Dimensions

The PE5003 has following dimensions:

Die size:	4700 μm x 4400 μm
Pad size:	83 μm x 83 μm
Pad middle distance to Die:	200 μm
Pad middle to pad middle distance:	300 μm
Pad to Pad distance:	217 μm
Pad middle (inner ring) to Pad middle (outer ring):	300 μm
Ring offset (internal to external):	150 μm
Number of Pads:	83
Bump material:	NiAu

MQFP100 packaged devices available on request.



8 Contact

Germany

Stuttgart

Productivity Engineering
Process Integration GmbH
Behringstrasse 7
D-71083 Herrenberg
Germany
Phone.: +49 (0) 70322798 0
Fax: +49 (0) 70322798 29
Email: info@pe-gmbh.com
Web: www.pe-gmbh.com

Dresden

Productivity Engineering GmbH
Branch
Sachsenallee 9
D-01723 Kesselsdorf
Germany
Phone.: +49 (0) 35204777 00
Fax: +49 (0) 35204777 000
Email: info@pe-gmbh.com

Important Notice

Productivity Engineering GmbH (PE) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to PE's terms and conditions of sale supplied at the time of order acknowledgment. PE warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with PE's standard warranty. Testing and other quality control techniques are used to the extent PE deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. PE assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using PE components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. PE does not warrant or represent that any license, either express or implied, is granted under any PE patent right, copyright, mask work right, or other PE intellectual property right relating to any combination, machine, or process in which PE products or services are used. Information published by PE regarding third-party products or services does not constitute a license from PE to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from PE under the patents or other intellectual property of PE. Resale of PE products or services with statements different from or beyond the parameters stated by PE for that product or service voids all express and any implied warranties for the associated PE product or service and is an unfair and deceptive business practice. PE is not responsible or liable for any such statements.
© 2016 PE GmbH. All rights reserved.

This project was supported by Award No. 2005-IJ-CX-K067 awarded by the National Institute of Justice, Office of Justice Programs, US Department of Justice. The opinions, findings, and conclusions or recommendations expressed in this publication/program/exhibition are those of the author(s) and do not necessarily reflect the views of the Department of Justice.
All trademarks and registered trademarks are the property of their respective owners.