


General Description

This cell is a differential, fast 14 bit Pipeline ADC. First stage has the Sample&Hold function and performs a single-ended to differential conversion when required. Differential or single-ended signals can be fed into VINA and VINB. For single-ended signals one input has to be connected to VCM. The supply voltage is used as reference. With the Pin VREF the internal reference can be overwritten. The reference is generated as follows: VREFP = VCM + VREF and VREFN = VCM - VREF, VCM = VDD/2, is internally generated. The conversion rate is 6.7 MSps @ 20 MHz in continuous mode. The delay between input sampling and data output ist 25 clock cycles.



Ratings, Parameters and Conditions

| Electrical Parameters | | | | | | |
|---------------------------|---------------------|------|-----------------------|-----------------|------|--------------|
| Parameter / Condition | Symbol | Min | Тур | Max | Unit | Comment |
| Operating Temperature | T _{OP} | -40 | | 85 | °C | |
| Supply Voltage | V _{DD} | 3.0 | 3.3 | 3.6 | V | |
| Current Consumption | I _{DD} | | 70 | 100 | mA | at 20 MHz |
| Clock Frequency | f _{CLK} | | 20 | 40 | MHz | |
| Conversion rate | f _{SAMPLE} | | f _{CLK} / 3 | | MHz | |
| Pipeline Delay | t _{PD} | | 25 / f _{CLK} | | S | |
| Common Mode Voltage | V _{VCM} | | V _{DD} / 2 | | V | |
| Int. Reference Voltage | V _{VREF} | | V _{DD} / 2 | | V | |
| Resolution | RES | | 2 * VREF / 16384 | | V | |
| Differential Nonlinearity | DNL | -1.5 | | +1.5 | LSB | VREF = VDD/2 |
| Integral Nonlinearity | INL | -2.5 | | +2.5 | LSB | VREF = VDD/2 |
| Input Voltage | V _{IN} | 0 | | V _{DD} | V | |
| Startup Time | Τ _{SU} | | | 50 | μs | |