

#### Features

- 100 analogue inputs with per channel Lock-in Amplifiers and ADCs
- external reference voltage
- small form factor due to micro bump die attach (wafer scale package possible)
- expandability: cascade several PE5002

### **General Description**

## Applications

- capacitive sensor signal acquisition
- Touch Screen / Touch Buttons
- Fingerprint Sensor (capacitive arrays)
- laboratory bio-chemical cell growth monitoring
- permittivity based liquid analysis and flow monitoring

The PE5002 is a 100-channel, 10Bit capacitive sensor signal acquisition circuit. It comprises of all the stages needed for synchronous evaluation (amplification, rectification, A-to-D conversion) of small AC currents in the frequency range 1MHz to 10MHz. Essential building blocks are: current-to-voltage converters, amplifiers, synchronous rectifiers, LP-filters, 10Bit A/D converters and data memory. Each of the circuit stages is implemented once per input line, so parallel operation of all input channels is possible and recommended in terms of power efficiency. The data memory is readable in a serial manner. To cascade the PE5002 and for programming of the internal control registers serial data input is used (daisy chain connection of the several PE5002 circuits).

### **Functional Description**

An AC current from a stimulated capacitive sensor is amplified, transferred into a voltage and rectified. A low pass filter ensures that only the DC component of synchronous demodulation is given to the Analogue-to-Digital converter. The signal is valid on filter output after a settling time defined by the external control scheme. Analogue-to-Digital conversion itself is carried out by supplying a ramp type reference voltage to pin VREF (counting ADC). Needed control signals can be supplied by an external microcontroller or the PE5003. A 10Bit shift register is used to transfer data out of the PE5002. RDIN is the input of the first register and RDOUT the output of the last one. This way it is possible to cascade several PE5002 ICs if more than 100 sensors should be sensed.



Figure 1: Block diagram



## Table of Contents

General Description	. 1
Functional Description	. 1
Table of Contents	. 2
Electrical Data	. 3
Absolute Maximum Ratings	. 3
Operating Conditions	. 3
Static Properties, I/V Converter, Amplifier, Rectifier and Filter	. 3
Static Properties, AD Converter, Data Memory	. 3
Dynamic Properties	. 4
Circuit Description	. 4
Phase Shifter	. 5
Trans-Impedance Amplifier (TIA), Rectifier and Filter	. 6
A/D Converter	. 7
Data Memory General Description	. 8
Counter for Sensor Data Acquisition	. 9
Data Transfer to Microcontroller or other PE5002	. 9
Timing Convention for Data Transfer from PE5002 to PE5002 or to MCU 1	10
Interfaces 1	11
Dimensions1	12
Contact Addresses1	13

01/06/2016



## **Electrical Data**

All voltages refer to GND = 0V (ground).

#### **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Operating voltage	V <sub>DD</sub>	-0.3	7	V
Input voltage	V <sub>IN</sub>	-0.3	V <sub>DD</sub> +0.3	V
Output voltage	V <sub>OUT</sub>	-0.3	V <sub>DD</sub> +0.3	V
Input current	I <sub>IN</sub>	-10	10	mA
Storage temperature	T <sub>STG</sub>	-40	125	°C
ESD protection (HBM)	V <sub>ESD</sub>	2		kV

Stresses exceeding maximum ratings may damage the device. Maximum ratings are stress ratings only. Functional operation above the recommended operating conditions is not implied. Extended exposure to stresses above the recommended operating conditions may affect device reliability.

#### **Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Operating voltage	V <sub>DD</sub>	4,75	5	5,25	V
Operating temperature	T <sub>A</sub>	-20	27	85	°C
Junction temperature	TJ			<150	S

### Static Properties, I/V Converter, Amplifier, Rectifier and Filter

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Resistance	R <sub>IN</sub>		40	50	60	kΩ
DC Input Voltage	V <sub>SDC</sub>		2,3	2,5	2,7	V
Gain V <sub>out</sub> /V <sub>IN</sub>	Gain			58		MΩ
OSC DC reference voltage	V <sub>osc</sub>		V <sub>SDC</sub> -0,05		V <sub>SDC</sub> +0,05	V
Input amplitude OSC	V <sub>AOSC</sub>		0,1	0,15	0,2	V
Supply current	I <sub>S</sub>			60		mA

(V<sub>DD</sub> = 5V, T=27 ℃)

#### Static Properties, AD Converter, Data Memory

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Converter input voltage	VINREF		0,5		4,5	V
Converter Offset	V <sub>OFFSET</sub>			2		mV
Logic Output voltage high	V <sub>OUTHIGH</sub>		4			V
Logic Output voltage low	V <sub>OUTLOW</sub>				1	V
Output Driver RDOUT	l <sub>o</sub>		1			mA
Logic Input voltage high	V <sub>H</sub>		3,5			V
Logic Input voltage low	VL				1,5	V
Input current Pull-Up	I <sub>I</sub>				1	μÂ

(V<sub>DD</sub> = 5V, T=27 ℃)



### **Dynamic Properties**

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Settling Time	t <sub>start</sub>				80	μs
AD Converter Bit Time	t <sub>BIT</sub>		100		135	ns
Serial Clock Cycle	t <sub>ser</sub>			7,3728		MHz
Counter Delay Time	t <sub>DZ</sub>	after positive edge			2	ns
Reset Delay Time	t <sub>B</sub>	after negative reset edge			2	ns
Data Setup Time	t <sub>DT</sub>		2			ns
Data Hold Time	t <sub>DH</sub>		2			ns
Filter Cut Off Frequency	f <sub>FILT</sub>			100		kHz
Bandwidth I/V Converter	BW <sub>I/UW</sub>		10			MHz
Phase Shifter (per LSB)	t <sub>PHAS</sub>	f <sub>OSC</sub> = 1 10MHz	2	3	4	ns
Sensor input voltage	VINSEN	f <sub>OSC</sub> = 1 10MHz	0,5		2	V
Sensor input Frequency	f <sub>SEN</sub>		1*		10	MHz

(V<sub>DD</sub> = 5V, T=27 ℃)

\*with smaller frequencies it will be more difficult to reach the necessary phases shift

#### **Circuit Description**

#### Lock-in amplifier

PE5002 works with Lock-In amplifiers. Frequencies differing from actual signal frequency or noise are efficiently filtered out this way. *Diagram 1* shows the signal transformation by the Lock-In amplifier. Reference signal OSC is transformed into a square wave and than phase shifted by an adjustable phase shifter to reach a phase difference of 0 degree between the sensor signal and the reference signal (OSC). The central block of a Lock-In amplifier is the rectifier which multiplies both signals.



Diagram 1: Principle of signal processing and filtering by a Lock-In amplifier

ISO 9001 / ISO 14001

01/06/2016



The stimuli signal for sensor and reference signal (OSC) should have the same source, because if the sensor signal isn't synchronized with reference signal, the average DC-level of the multiplier output is zero (see

Diagram 2) in this case.



Diagram 2: Principle of signal processing and filtering by a Lock-in amplifier

## **Phase Shifter**

The system specific phase shift of the sensor driver, amplifier and multiplier is corrected with an adjustable phase shifter. Calibration can be done by a 9Bit wide register PCO. The MSB of the register switches the phase by 180 degree, the lower 8Bit are setting the phase shift to one of 256 possible steps. The minimal delay for one LSB defines the maximal phase shift of 768ns (typical). This is equivalent to approx. 180 degree at 650kHz (The phase shifter is implemented as a digital controlled delay line. So the setting for a specific phase shift is frequency dependent!).

The amplitude from the OSC signal shouldn't exceed 200mV, preventing the amplifier from overmodulation.



Figure 2: Phase shifter

PCO definition:	turnical for and LCD and (Cap D	hunamia Proportion on page 1)					
Delay.							
Formal:	$RDIN[9:0] \le XPPPPPPPPP$						
		<ul> <li>Phase shifter delay PCO[7:0]</li> </ul>					
	ļl	- Phase inverter PCO[8] (phase switch 180°; with '1')					
		- ignored value					
Example:	RDIN[9:0] <= "0000000001"	- 3ns Phase shifting (positive)					
		769no Dhace chifting (necitive)					
	$RDIN[9.0] \le 0011111111$	- 766hs Phase shining (positive)					
	RDIN[9:0] <= "0100000001"	<ul> <li>- 3ns Phase inverse shifting (negative)</li> </ul>					



#### Trans-Impedance Amplifier (TIA), Rectifier and Filter

Sensor signal acquisition is carried out by amplification of a capacitance dependent input current by a trans-impedance amplifier and synchronous rectification. The input signal is connected to a trans-impedance amplifier. The trans-impedance itself can be tuned by a 2Bit wide digital control word in GCO (other bits ignored). The capacitive sensor stimulating signal is used for demodulation as well. It is supplied to the OSC pin. The input pin is followed by a digital controllable phase shifter for correcting system dependent phase errors (for synchronous rectification a certain knowledge of system implied phase shift is needed).

Rectification itself is done by a low power analogue multiplier. Due to the demodulation of the input signal, only parts of the signal generated by stimulation are evaluated. Noise and other effects are filtered out by selecting only the DC component after demodulation (Lock-In detection).



Figure 3: Input signal path

GCO definition:
Format: RDIN[9:0] <= "XXXXXXXXGG"
X = ignored value
GG = GCO[1:0]

GCO[1:0]	Gain / V
"00"	3.03
"01"	3.27
"10"	3.35
"11"	3.73

The Filter is a third order Butterworth filter with the cutoff frequency at about 25kHz. The slope is 60 dB/decade. The typical filter characteristic is depicted in the diagram.





### A/D Converter

The A/D converter compares the low pass filtered demodulation product DCOUT (see

*Figure* **3**) with VREF supplied by an external reference voltage source. This source has to provide a saw-tooth shaped signal. The lowest and highest edges of the input waveform are defining the ADCs LSB and full scale range. If the output voltage is equal or greater than VREF, a high active STOP signal will store the actual counter value (AD\_Register). This register stores the value until the next counter reset. The reset is a low active signal from RCNTRESET. The cycle signal for the counter is the rising edge of RCLK. The counting range is 0 to 1023. Every sensor signal conditioner (AD1 to AD100) has a 10Bit register to save the actual counter value after a STOP condition until the next reset. Those 10Bit values are shifted through the chain and can be read sequentially on RDOUT.



Diagram 3: A/D Converter function



Figure 4: A/D Converter block diagram



### **Data Memory General Description**

The A/D converter results, stored in the registers (signals AD1 ... AD100), will be transferred with high active RSYNC and positive edge of RSHIFT in the memory register structure. If RSYNC is low the memory has a shift register structure and every rising edge of RSHIFT shifts 10Bit from input signal RDIN to output signal RDOUT. A low active signal RRESET sets the memory to 0. To configure the phase shifter and amplifier it is possible to use a 9Bit PCO register and a 2Bit GCO register. These registers store their values (from DPCO to PCO or DGCO to GCO) with rising edge of RSYNC.



#### Figure 5: Shift registers structure as data memory

RRESET			
RSHIFT			
RSYNC			
RDIN	GCO_new Y PCO Y GCO Y PCO		GCO_next PCO GCO PCO GCO PCO
DPCO	PCO_old AD1 PCO GCO CO	GCO PCO GCO PCO_new	
PCO	PCO_old		PCO_new
DGCO	GCO_old AD2 AD1 PCO	PCO GCO PCO GCO_new	
GCO	GCO_old		GCO_new

Diagram 4: Relation between RDIN, PCO and GCO cycled by RSHIFT and RSYNC

The PCO and GCO registers are reset able with RRESET. To load PCO and GCO it is necessary to toggle the register data for GCO (even) and PCO (odd) on RDIN with every RSHIFT (see *Diagram 4*) cycle during data transfer (see *Data Transfer to Microcontroller or other PE5002*). This way a cascaded system of PE5002 is loadable with dynamic PCO and GCO values or a dynamic iteration of phase and gain settings is possible during normal function. To initialize the PCO and GCO for the first run it is necessary to toggle two RSHIFT cycles with GCO (even) and PCO (odd) values on RDIN. The values are now active on DPCO and DGCO. A rising edge on RSYNC store the value in PCO and GCO register (see *Communication Flow*).



#### Counter for Sensor Data Acquisition

For sensor data acquisition (analogue to digital conversion), an external clocked counter is used. This counter is enabled by the corresponding comparator, comparing the supplied reference voltage and signal, generated by analogue input circuitry, representing the value of a sensor element.

Without a stop signal provided by the comparator the counter counts to the maximum value "1111111111".

#### Data Transfer to Microcontroller or other PE5002

To transmit data to a microcontroller a 10Bit shift register is used (see *Figure 5*). The cycle of loading and shifting has to be defined in the microcontroller and is executed in the PE5002 using these shift registers.

This regular shift register structure is advanced with a phase coefficient register (PCO) after the first shift register and a gain coefficient register (GCO) after the second shift register.



Diagram 5: Cycle diagram for relation between RDIN and RDOUT



## Timing Convention for Data Transfer from PE5002 to PE5002 or to MCU



Figure 6: Timing convention for Data transfer

The timing function with synchronised data transfer is defined as follows:

1/Clk > t\_pinout + t\_circuit + t\_pinin + t\_mux

 $t_circuit < 1/Clk - t_pinout - t_pinin - t_mux$ 

t\_circuit < 121,6 ns

Standard Cell CMOS timing diagram				
t_pinout	2,1 ns			
t_pinin	0,6 ns			
t_mux	0,7 ns			
Clk	8 MHz			
1/Clk	125 ns			



#### Interfaces

Pad	Name	Ю-Тур	Function	Pad	Name	10-	Function
1	AIN91	1	Matrix row 91			-	
				110	AIN50	1	Matrix row 50
10	AIN100	I	Matrix row 100	111	GND	Р	Ground
11			nc				
				118	GND	Р	Ground
14			nc	119	TEST	I/O	Test Pin 3
15	RDO0	0	Serial data output 0	120	TEST3	I/O	Test Pin 4
16	RDO1	0	Serial data output 1	121	AIN31	1	Matrix row 31
17	RDO2	0	Serial data output 2				
18	RDO3	0	Serial data output 3	130	AIN40	1	Matrix row 40
19	RDO4	0	Serial data output 4	131	GND	Р	Ground
20	RDO5	0	Serial data output 5				
21	AIN81	I	Matrix row 81	140	GND	Р	Ground
				141	AIN21	1	Matrix row 21
30	AIN90	I	Matrix row 90				
31			nc	150	AIN30	I	Matrix row 30
				151			nc
34			nc				
35	RDO6	0	Serial data output 6	159			nc
36	RDO7	0	Serial data output 7	160	RCLK	I	ADC counter clock
37	RDO8	0	Serial data output 8	161	AIN11	I	Matrix row 11
38	RDO9	0	Serial data output 9				
39	RRESET	0	Reset shift register (*)	170	AIN20	1	Matrix row 20
40	RCNTRESET	0	Reset ADC counter (*)	171	RDI1	1	Serial data input 1
41	AIN71	I	Matrix row 71	172	RDI3	I	Serial data input 3
				173	RDI5	1	Serial data input 5
50	AIN80	I	Matrix row 80	174	RDI7	1	Serial data input 7
51			Not existent, positioning	175	RDI9	1	Serial data input 9
50			marker	176	RCNTRESET	I	Reset ADC counter (*)
52				177	VREF	I	ADC reference (**)
				178	SDC	I	Signal ground for row,
61			Notrix row 61	170	020		10nF extern (**)
01	AINOT	1	Mainx 10W 61	1/9			Sinus oscillator input
			··· Motrix row 70	100			Shill register clock
70			Supply voltage 100pE	101	AINT	-	Mathx row I
	VCCA	F	Supply vollage, room				 Motrix row 10
		 D	 Supply voltage 100pE	190			Matrix row ru
00		P	Supply voltage, Toohr	191	RDIO		Serial data input 0
01	AINJT	1	Mainx TOW ST	192	RDI2		Serial data input 2
			 Matrix row 60	193	RDI4		Serial data input 4
90				194			Serial data input 6
91	VCC	۲ 	Supply voltage, 100nF	195			Serial data input 8
				196	KRESEI		Heset shift register (*)
98			Supply voltage, 100nF	197	VKEF		ADC reference (**)
99		1/0	Test Pin 1	198	SDC		Signal ground for row, 10nF extern (**)
100		1/0		199	OSC	1	Sinus oscillator Input
101	AIN41		IVIALITIX TOW 41	200	RSYNC	1	Serial / parallel switch

01/06/2016



- (\*) CNTRESET and RRESET signals, internal connection from input to output, feature for daisy chain of PE5002
- (\*\*) doubled analogue input pins, better connectivity for flip chip assembly

## Dimensions

The PE5002 has follow	ring dimensions:	
Die size:		4675 μm x 6700 μm
Pad size:		76µm x 76µm
Pad distance to X direction Die:		112 μm
Pad distance to Y direction Die:		162µm
Pad to pad distance X direction:		174 µm
Pad to pad distance Y direction:		8*39 <sup>4</sup> μm, 1*439μm
Distance between 110 / 10 pad row X direction: 1824µm		
Layout X direction:	10 pad rows evenly dis	tributed
	2*112µm (border) + 20	*76μm (pad) + 18*174μm (distance) +
	$1824\mu m$ (distance) = 6	700µm
Layout Y direction:	9 Pad- rows evenly distributed, the 10 <sup>th</sup> row with 439µm distance	
	2*162µm (border) + 10*76µm (pad) + 8*394µm (distance) +	
	1*439µm(distance = 46	75µm
Duran an at a state	NI: A	•



Figure 7: Top view of PE5002



### **Contact Addresses**

#### Germany

#### Stuttgart

Productivity Engineering Process Integration GmbH Behringstrasse 7 D-71083 Herrenberg Germany Phone.: +49 (0) 70322798 0 Fax: +49 (0) 70322798 29 Email: info@pe-gmbh.com Web: www.pe-gmbh.com

#### Dresden

Productivity Engineering GmbH Branch Sachsenallee 9 D-01723 Kesselsdorf Germany Phone.: +49 (0) 35204777 00 Fax: +49 (0) 35204777 000 Email: info@pe-gmbh.com

#### Important Notice

Productivity Engineering GmbH (PE) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to PE's terms and conditions of sale supplied at the time of order acknowledgment. PE warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with PE's standard warranty. Testing and other quality control techniques are used to the extent PE deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. PE assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using PE components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. PE does not warrant or represent that any license, either express or implied, is granted under any PE patent right, copyright, mask work right, or other PE intellectual property right relating to any combination, machine, or process in which PE products or services are used. Information published by PE regarding third–party products or services does not constitute a license from PE to use such product or service or other intellectual property of the third party, or a license from PE under the patents or other intellectual property of PE. Resale of PE products or services with statements different from or beyond the parameters stated by PE for that product or service voids all express and any implied warranties for the associated PE product or service and is an unfair and deceptive business practice. PE is not responsible or liable for any such statements.

This project was supported by Award No. 2005-IJ-CX-K067 awarded by the National Institute of Justice, Office of Justice Programs, US Department of Justice. The opinions, findings, and conclusions or recommendations expressed in this publication/program/exhibition are those of the author(s) and do not necessarily reflect the views of the Department of Justice. All trademarks and registered trademarks are the property of their respective owners.